I. INTRODUCTION
Switching power electronic converters employs Pulse Width Modulation (PWM) method for converting the AC voltage to a desired DC voltage. Efficient single-stage AC/DC con verters are replacing the conventional two-stage converters for their compact size and simple control methods for renewable and energy saving technologies. Several single-stage isolated AC/DC converters are developed in [3] - [7] which increases the overall size. Ripple minimization is an important feature of single-stage non-isolated PWM controlled converters [8] with a limited input phase control range is proposed with reduced number of commutations during the control period for reduced DC ripple. As power factor regulations are required to meet the standards additional switching pattens are included in [10] to improve the input source power factor. However the input power factor range is improved by phase shifting, the method lacks to keep the output DC ripple minimum. The main drawback of this control method is the high variation of output voltage, producing an increased voltage stress on the output capacitor leading to a high ripple on the DC voltage.
This paper is organized as follows: Sections II presents the basic control system and analytical model of the single stage AC/DC buck converter, Section III describes the pro posed PWM switching method which is compared with the conventional single-stage PWM switching method. Sections IV discusses the output voltage ripple analysis and finally the experimental results are discussed with comparing the proposed and conventional methods.
II. PROPOSED CIRCUIT AND ITS OPERATING PRINCIPLE
A. Converter Configuration and Analytical Model or connecting two IGBT's in series reverse. The circuit has two LC filters on both the input side and the output side. The input filter reactor L f and capacitor C f is connected to suppress the outflow of the harmonic current to the power supply and the output side is connected to the LC filter of the smoothing reactor L and capacitor C for suppressing the output voltage ripple caused by PWM switching. The input current references i:, i� and i�(* denotes reference) of the converter are selected so as to realize unity power factor between the source currents isu, isv and isw and corresponding source voltages eu, ev and ew. The switching patterns of switches Sup -Swn are controlled so as to obtain a desired output voltage with realizing an unity input source power factor through two PI controllers and the input phase detector as shown in Fig.l .
The input and output instantaneous powers are given in terms of their reference voltages and currents in (1) and (2).
A symmetrical three-phase source with an effective line voltage E is expressed in (3) . The supply voltage is approxi mately equal to the input phase voltage by ignoring the voltage drop across inductor L.
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The input current references are expressed in terms of its effective value I * and power factor angle cp* in (4) .
The input effective current reference I * is obtained from (1) -(4).
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III. ANALYSIS OF PWM METHODS
A. Basic principle of duty cycles
The input phase pattern changes for every 1f /3 of the input phase voltages eu, ev and ew, and therefore six patterns (I VI) occur for a single cycle of three phase source. The duty cycles of six switches are dap -din, respectively. The current references i�, i� and i; are highest, intermediate and lowest of input current references i�, i� and i�, respectively and they are expressed in terms of duty cycles and output current Ide in (6) - (8) .
The time Ts is the control period of the circuit and in order to ensure continuous output current and preventing short circuit of input line voltages only one among the three switches on each output phase should be conducting during this control period. Therefore the following relationship of duty cycles are obtained. .
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The output voltage reference is realized by the average of the three output voltages of the converter during the control for low voltage reference V e * the output voltage consists of two low levels and a zero voltage. This PWM control method has restrictions towards the input phase angle r.p* with limits of the control range of -7r /6 ::; r.p* ::; 7r /6 and 57r /6 ::; r.p* ::; 77r /6 as verified in [8] .
B. Conventional PWM Strategy Fig.3 shows the additional two switching strategies for improving the control ranges of the input phase reference r.p* therefore increasing the control range of the input power factor angle from 0 to 27r for low power ranges [lO] . Fig.3(a) shows the switching pattern method for a lagging power factor control ranging from -7r /2 ::; r.p* ::; -7r /6 and 7r /2 ::; r.p* ::; 57r /6. FigA shows the partial waveforms of input reference cur rents and output voltage in the conventional PWM strategy with the low output voltage reference of V e * for a input phase range of -7r /2 ::; r.p* ::; -7r /6 shown in Fig.3(a) . During the control period Ts for the condition eu>ev>ew the output phase p is commutated from maximum input phase u and minimum input phase wand output phase n is commutated from minimum input phase w and intermediate input phase Fig.S shows the overall duty cycles for all the six patterns by the proposed PWM control method. The input current waveforms consists of current pulses with the same sign as the input current reference which can reduce the harmonics of the switching frequency. In the proposed PWM method the output phase p is commutated from maximum input phase and minimum input phase and output phase n is commutated from intermediate input phase and minimum input phase in order to improve the output waveform of the converter. This is achieved the changing the phase of the carrier wave from which the position of the commutation is decided. In conventional method the two carrier waves Tp and Tn are in phase with each other whereas in the proposed method the carrier waves Tp and Tn are out of phase with each other. 
IV. ANALYSIS OF OUTPUT VOLTAGE RIPPLE
The proposed PWM strategy reduces the output ripple by using voltage levels close to the output voltage reference. When one of the line voltage is zero the absolute value of the other two line voltages isv'6/2E. In the conventional pattern when one of the line voltage is zero, the small output voltage reference is realized byv'6/2E, a small positive voltage and .../6 /2E as shown in Fig.7(a) . But in the case of proposed pattern, as shown in Fig.7 The maximum output ripple 6.Id e of the conventional pattern is given by:
From (13), (15) and (16) the maximum output ripple 6.Id e is given in (17), where Vea , Veb and Vee are the output voltages at the rates a,b and c respectively.
The ripple component of the DC voltage is caused by the output current ripple and is maximum when the output current has it s maximum ripple. From Fig.7(a) the DC voltage ripple 6. V de of the conventional pattern is as follows:
Similarly from Fig.7 (b) the current ripple of the proposed patten is given in (19) and (20).
The DC voltage ripple caused by proposed switching patten is stated as:
In (17) three ripple components are present causing the ripple to increase but in the case of (20) only two ripple components occur as one of the output voltage is zero so finally reducing the ripple. 
Time Fig. 9 . Overall waveforms by conventional PWM strategy proposed method the output voltage waveform never reaches maximum and because of this condition the ripple on the DC voltage is low. And also proposed method can reduce the harmonics of the switching frequency component of the input current as the input current waveforms consist of current pulses with the same sign as the input current reference. converter. The converter also maintains the high input power factor range and reduces the input current harmonics. The effectiveness is verified using the experimental results.
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